




Sample2.vhd State Machine State Diagram



Sample2.vhd Register Access



Register Access - Write



Register Access - Read

Sample2.vhd Memory Map

FPGA Revision Number

CS = 00h, Address: 00h, Type: R/O

LED Register

CS = 00h, Address: 01h, Type: R/W